

FMOSCPE47N120-H

List

List.....1

Package outline.....2

Features.....2

Applications.....2

Mechanical data.....2

Maximum ratings2

Electrical characteristics.....3

Rating and characteristic curves.....4~7

Pinning information.....8

Marking.....8

Suggested solder pad layout.....8

Suggested thermal profiles for soldering processes.....9

FMOSCPE47N120-H

47A 1200V N-Channel Silicon Carbide Enhancement Mode Power MOSFET

Features

- $V_{DS}=1200V$, $I_D=47A$.
- $R_{DS(ON)} \leq 84m\Omega$, @ $V_{GS}=18V$, $I_D=14A$.
- Optimized on-resistance with rapid switching behavior.
- Compatible with standard gate drivers.
- High avalanche endurance capability.
- Optimized for high power density applications.
- Clean Kelvin-source switching pin-out (4L type).
- 8mm of drain to source creepage distance (4L type).
- Lead-free parts meet RoHS requirements.
- Halogen-free (IEC61249-2-21).


Applications

- Switching mode power supply, PFC and DC/DC converter.
- EV charging station, UPS and renewable energy.
- Power inverter and motor driver.

Mechanical data

- Epoxy : UL94-V0 rated flame retardant.
- Case : Molded plastic, TO-247-4L.
- Terminals : Solder plated, solderable per MIL-STD-750, Method 2026.
- Weight : Approximated 6.78g.

Package outline



Maximum ratings (At $T_J=25^\circ C$ unless otherwise specified)

Parameter	Conditions	Symbol	Min	Typ	Max	Unit
Minimum drain to source voltage	$V_{GS}=0V$, $I_D=100\mu A$	V_{DS}	1200			V
Operate gate to source voltage (Recommended operating values)		$V_{GS_Op.}$	-8~0		15~18	V
Transient gate to source voltage (Transient operating limit)	AC f > 1Hz, pulse width < 100ns	$V_{GS_Tran.}$	-10		22	V
Continuous drain current	$V_{GS}=18V$, $T_c=25^\circ C$	I_D			47	A
	$V_{GS}=18V$, $T_c=100^\circ C$				35	
Pulsed drain current	per fig. 13	I_{DM}			139	A
Continuous body diode current	$V_{GS}=0V$, $T_c=25^\circ C$	I_S			38	A
Avalanche energy, single pulse	L=25mH	E_{AS}			800	mJ
Power dissipation	$T_c=25^\circ C$	P_D			288	W
Thermal resistance, junction to ambient	Device on PCB, with 6cm ² of cooling area	$R_{\theta JA}$		40		$^\circ C/W$
Thermal resistance, junction to case		$R_{\theta JC}$		0.52		$^\circ C/W$
Soldering temperature		T_L			260	$^\circ C$
Junction temperature range		T_J	-55		+175	$^\circ C$
Storage temperature range		T_{STG}	-55		+175	$^\circ C$

FMOSCPE47N120-H







Electrical characteristics (At $T_J=25^{\circ}\text{C}$ unless otherwise specified)

Parameter	Symbol	Conditions	Min	Typ	Max	Unit
Off characteristics						
Drain-source breakdown voltage	BV _{DSS}	I _D =100μA, V _{GS} =0V, T _J =25°C	1200			V
		I _D =100μA, V _{GS} =0V, T _J =175°C		1200		
Drain-source leakage current	I _{DSS}	V _{DS} =1200V, V _{GS} =0V		1	60	μA
Gate-source leakage current	I _{GSS}	V _{GS} =18V, V _{DS} =0V			100	nA
On characteristics						
Gate threshold voltage	V _{GS(TH)}	V _{DS} =V _{GS} , I _D =5mA		2.5		V
Static drain-source on-state resistance	R _{DS(ON)}	V _{GS} =18V, I _D =14A, T _J =25°C		60	84	mΩ
		V _{GS} =18V, I _D =14A, T _J =175°C		94		
Dynamic parameters						
Input capacitance	C _{iss}	V _{GS} =0V, V _{DS} =800V, f=250kHz, V _{AC} =25mV		2507		pF
Out capacitance	C _{oss}			89		
Reverse capacitance	C _{rss}			16		
Effective output capacitance, energy related (Note1)	C _{o(er)}			117		
Effective output capacitance, time related (Note2)	C _{o(tr)}			163		
C _{OSS} Stored energy	E _{OSS}	V _{GS} =0V, V _{DS} =800V, f=250kHz, V _{AC} =25mV		34		μJ
Output capacitive charge	Q _{oss}	V _{GS} =0V, V _{DS} =800V, f=250kHz, V _{AC} =25mV		123		nC
Gate-source charge	Q _{GS}	V _{GS} =0V/15V, V _{DS} =800V, I _D =15A		22		nC
Gate-drain charge	Q _{GD}			52		
Total gate charge	Q _G			117		
Internal gate resistance	R _{G,int.}	f=1.0MHz, V _{AC} =25mV		2.4		Ω
Body diode characteristics						
Diode forward voltage	V _{SD}	I _S =8A, V _{GS} =0V, T _J =25°C		3.4		V
		I _S =8A, V _{GS} =0V, T _J =175°C		3.0		
Peak reverse recovery current	I _{rrm}	I _S =15A, V _{GS} =0V, V _{DS} =400V, di/dt=300A/μs, *Q _{rr} herein excluded the Q _{OSS} value.		<5.0		A
Reverse recovery charge	Q _{rr}			<100		nC
Reverse recovery time	t _{rr}				<60	

Note: 1. $C_{o(er)}$ is a fixed capacitance that gives the same stored energy as C_{OSS} while V_{DS} is rising from 0 to 800V.2. $C_{o(tr)}$ is a fixed capacitance that gives the same charging time as C_{OSS} while V_{DS} is rising from 0 to 800V.







FMOSCP47N120-H

Rating and characteristic curves

Typical output characteristics at $T_J=25^\circ\text{C}$ Typical output characteristics at $T_J=175^\circ\text{C}$ Typical output characteristics at $T_J=-55^\circ\text{C}$ Typical on-resistance vs. Drain current with various V_{GS} Typical on-resistance vs. I_D with various T_J , $V_{GS}=18\text{V}$ Typical drain current vs. V_{GS} with various T_J , $V_{DS}=10\text{V}$ 







FMOSCP E47N120-H

Rating and characteristic curves






FMOSCP47N120-H

Rating and characteristic curves

Safe operating area at $T_c=25^\circ\text{C}$ Safe operating area at $T_c=100^\circ\text{C}$ Typical capacitance vs. Drain-source voltage at $f_{sw}=250\text{kHz}$, $V_{DS}\leq 100\text{V}$ Typical capacitance vs. Drain-source voltage at $f_{sw}=250\text{kHz}$, $V_{DS}\leq 800\text{V}$ Typical capacitance output charge at $f_{sw}=250\text{kHz}$ Typical C_{oss} stored energy at $f_{sw}=250\text{kHz}$ 




FMOSCP47N120-H

Rating and characteristic curves



FMOSCPE47N120-H

Pinning information

Pin	Simplified outline	Symbol
Pin 1 Drain Pin 2 Source Pin 3 Kelvin source Pin 4 Gate	 Top view  Bottom view	


Marking

Type number	Marking code
FMOSCPE47N120-H	FMS CPE47N120 XXXYYWW

*XXX: Lot ID or other information.
 YYWW: Wafer lot code.
 YY: Year
 WW: Week

Suggested solder pad layout

TO-247-4L




Dimensions in millimeters

FMOSCP47N120-H

Suggested thermal profiles for soldering processes

1. Storage environment : Temperature = 5°C ~ 40°C, Humidity = 55%, ±25%.
2. Reflow soldering of surface - Mount devices.



3. Reflow soldering

Profile feature	Soldering condition
Average ramp-up rate (T_L to T_P)	< 3 °C/sec
Preheat - Temperature Min (T_{min}) - Temperature Max (T_{max}) - Time (Min to Max) (t_s)	150°C 200°C 60 ~ 120 sec
T_{max} to T_L - Ramp-up rate	< 3 °C / sec
Time maintained above : - Temperature (T_L) - Time (T_L)	217°C 60 ~ 260 sec
Peak temperature (T_P)	255 °C -0 / +5°C
Time with 5°C of actual peak temperature (T_P)	10 ~ 30 sec
Ramp-down rate	< 6°C / sec
Time 25°C to peak temperature	< 6 minutes