

FMOSAC4064

List

List.....	1
Package outline.....	2
Features.....	2
Applications.....	2
Mechanical data.....	2
Maximum ratings	2
Electrical characteristics.....	3
Rating and characteristic curves.....	4~5
Pinning information.....	6
Marking.....	6
Suggested solder pad layout.....	6
Packing Information.....	7
Reel Packing.....	8
Suggested thermal profiles for soldering processes.....	8

85A 40V N-Channel Enhancement Mode Power MOSFET

- $V_{DS}=40V$, $I_D=85A$.
- $R_{DS(ON)} \leq 2.8m\Omega$, @ $V_{GS}=10V$, $I_D=15A$.
- $R_{DS(ON)} \leq 4.0m\Omega$, @ $V_{GS}=4.5V$, $I_D=15A$.
- 100% E_{AS} guaranteed.
- Low on-resistance.
- Advanced trench MOS technology.
- Lead-free parts meet RoHS requirements.
- Suffix "-H" indicates Halogen-free part, ex. FMOSAC4064-H.

- SMPS synchronous rectification.
- DC/DC converters.
- Or-ing.

- Epoxy:UL94-V0 rated flame retardant.
- Case : Molded plastic,T5060P8.
- Mounting Position : Any.

T5060P8

Technical drawing showing the dimensions of the T5060P8 connector in inches and millimeters.

Top View Dimensions:

- Overall width: 0.250 (6.35)
- Overall height: 0.222 (5.69)
- Pin pitch (BSC): 0.050 (1.27)
- Pin width: 0.020 (0.51)
- Pin spacing: 0.012 (0.30)

Side View Dimensions:

- Overall height: 0.043 (1.09) Max.
- Pin height: 0.010 (0.25)
- Pin spacing: 0.020 (0.65)
- Pin width: 0.024 (0.61)
- Pin spacing: 0.162 (4.11)
- Pin width: 0.015 (0.38)
- Pin spacing: 0.154 (3.90)
- Pin width: 0.130 (3.30)
- Pin spacing: 0.028 (0.71)
- Pin spacing: 0.012 (0.30)

Detail View Dimensions:

- Pin width: 0.047 (1.20)
- Pin spacing: 0.035 (0.90)
- Pin width: 0.205 (5.20)
- Pin spacing: 0.189 (4.80)
- Pin width: 0.215 (5.45)
- Pin spacing: 0.189 (4.80)
- Pin width: 0.041 (1.05)
- Pin spacing: 0.024 (0.60)

Parameter	Symbol	Ratings	Unit
Drain-source voltage	V_{DS}	40	V
Gate-source voltage	V_{GS}	±20	V
Continuous drain current , $V_{GS}@10V$ (Note1,6) ($T_c=25^{\circ}C$) ($T_c=100^{\circ}C$)	I_D	85	A
		67	
Pulsed drain current (Note2)	I_{DM}	250	A
Avalanche current	I_{AS}	32	A
Single pulse avalanche energy (Note3)	E_{AS}	256	mJ
Power dissipation (Note4) $T_c=25^{\circ}C$	P_D	48	W
Thermal resistance Junction to ambient (Note1)	$R_{\theta JA}$	50	$^{\circ}C/W$
Thermal resistance Junction to case (Note1)	$R_{\theta JC}$	2.6	$^{\circ}C/W$
Operating Junction temperature	T_J	+150	$^{\circ}C$
Storage temperature range	T_{STG}	-55 to +150	$^{\circ}C$

FMOSAC4064

Electrical characteristics (At $T_c=25^\circ\text{C}$ unless otherwise noted)

Parameter	Symbol	Conditions	Min.	Typ.	Max.	Unit
Off characteristics						
Drain-source breakdown voltage	BV _{DSS}	I _D =250μA, V _{GS} =0V	40			V
Drain-source leakage current	I _{DSS}	V _{DS} =32V, V _{GS} =0V, T _J =25°C			1	μA
		V _{DS} =32V, V _{GS} =0V, T _J =55°C			5	
Gate-source leakage current	I _{GSS}	V _{GS} =±20V, V _{DS} =0V			±100	nA
On characteristics						
Gate threshold voltage	V _{GS(TH)}	V _{GS} =V _{DS} , I _D =250μA	1.2	1.6	2.2	V
Static drain-source on-resistance (Note 2)	R _{DS(ON)}	V _{GS} =10V, I _D =15A		1.9	2.8	mΩ
		V _{GS} =4.5V, I _D =15A		2.8	4.0	
Dynamic parameters						
Input capacitance	C _{iss}	V _{GS} =0V, V _{DS} =20V, f=1.0MHz		2894		pF
Out capacitance	C _{oss}			1309		
Reverse transfer capacitance	C _{rss}			145		
Gate resistance	R _g	V _{DS} =0V, V _{GS} =0V, f=1.0MHz		0.8		Ω
Switching parameters						
Total gate charge	Q _g	V _{GS} =4.5V, V _{DS} =15V, I _D =15A		28.6		nC
Gate to source charge	Q _{gs}			7.5		
Gate to drain charge	Q _{gd}			11.9		
Turn-on delay time	t _{d(on)}	V _{DD} =15V, V _{GS} =10V, R _G =3.3Ω, I _D =15A		12		ns
Rise time	t _r			7		
Turn-off delay time	t _{d(off)}			35		
Fall time	t _f			6		
Source-drain diode ratings and characteristics						
Drain-source diode forward voltage (Note 2)	V _{SD}	I _s =1A, V _{GS} =0V, T _J =25°C			1.2	V
Continuous source current (Note 1, 6)	I _s	V _G =V _D =0V, Force current			85	A

Note: 1. The data tested by surface mounted on a 1 inch² FR-4 board with 20Z copper.

2. The data tested by pulsed, pulse width $\leq 300\mu\text{s}$, duty cycle $\leq 2\%$.

3. The E_{AS} data shows maximum rating. The test condition is $V_{DD}=25\text{V}$, $V_{GS}=10\text{V}$, $L=0.5\text{mH}$, $I_{AS}=32\text{A}$.







4. The power dissipation is limited by 150°C junction temperature.

5. The data is theoretically the same as I_G and I_{DM} , in real applications, should be limited by total power dissipation.

6. Package limitation current is 85A.


FMOSAC4064

Rating and characteristic curves





FMOSAC4064

Rating and characteristic curves



FMOSAC4064

Pinning information


Pin	Simplified outline	Symbol
Pin 1, 2, 3, Source Pin 4 Gate Pin 5, 6, 7, 8 Drain	 Top view Bottom view	

Marking

Type number	Marking code
FMOSAC4064	AC4064

Suggested solder pad layout


T5060P8



Note:
1. Controlling dimension: in millimeters.
2. General tolerance: ± 0.1 mm
3. The pad layout is for reference purposes only.

FMOSAC4064

Packing information



unit:mm

Item	Symbol	Tolerance	T5060P8
Carrier width	A	0.1	6.50
Carrier length	B	0.1	5.30
Carrier depth	C	0.1	1.40
Sprocket hole	d	0.1	1.50
13" Reel outside diameter	D	2.0	330.00
13" Reel inner diameter	D1	min	176.00
7" Reel outside diameter	D	2.0	-
7" Reel inner diameter	D1	min	-
Feed hole diameter	D2	0.5	13.00
Sprocket hole position	E	0.1	1.75
Punch hole position	F	0.1	5.50
Punch hole pitch	P	0.1	8.00
Sprocket hole pitch	P0	0.1	4.00
Embossment center	P1	0.1	2.00
Overall tape thickness	T	0.1	0.30
Tape width	W	0.3	12.00
Reel width	W1	1.0	18.40

Note: Devices are packed in accordance with EIA standard RS-481-A and specifications listed above.


FMOSAC4064

Reel packing

Device	Outline	Device Package	Reel Size	Reel (pcs)
FMOSAC4064	Taping	T5060P8	13 inch	3,000

Suggested thermal profiles for soldering processes

- 1.Storage environment : Temperature=5°C~40°C Humidity=55%±25%
- 2.Reflow soldering of surface-mount devices



3.Reflow soldering

Profile feature	Soldering Condition
Average ramp-up rate (T_L to T_P)	$< 3^{\circ}\text{C}/\text{sec}$
Preheat -Temperature Min (T_{smin}) -Temperature Max (T_{smax}) -Time (min to max) (t_s)	150°C 200°C 60 ~ 120sec
T_{smax} to T_L -Ramp-up rate	$< 3^{\circ}\text{C}/\text{sec}$
Time maintained above: -Temperature (T_L) -Time(T_L)	217°C 60 ~ 260 sec
Peak Temperature(T_P)	255°C -0/+5°C
Time within 5°C of actual peak Temperature(T_P)	10 ~ 30sec
Ramp-down rate	$< 6^{\circ}\text{C}/\text{sec}$
Time 25°C to peak temperature	< 6 minutes