

Formosa MS

FMLDC1803A1V2AMH Thru FMLDC1803A5V0AMH

List

List.....	1
Features.....	2
Package outline.....	2
Applications.....	2
Mechanical data.....	2
Maximum ratings	2
Electrical characteristics.....	3
Typical characteristics curve.....	4~9
Detailed Description.....	10~11
Application and Implementation.....	12~15
Pinning information.....	16
Order able information.....	16
Marking.....	16
Suggested solder pad layout.....	16
Packing information.....	17
Reel packing.....	18
Suggested thermal profiles for soldering processes.....	18

FMLDC1803A1V2AMH Thru FMLDC1803A5V0AMH

300mA Low Voltage Difference
CMOS Voltage Regulators

Features

- Input Voltage Range : 2.5V ~ 18V
- Fixed Output Voltage Available from 1.2V to 5.0V
- Output Voltage Tolerance : $\pm 2\%$ for Conventional Device
 $\pm 1\%$ can be Customized
- Dropout Voltage : 160mV@100mA ($V_{OUT} = 3.3V$)
- Power Supply Rejection Ratio : 65dB@1kHz
- Low Output Noise : $27 \times V_{OUT} \mu V_{RMS}$ (10Hz ~ 100kHz)
- Integrated Fault Protection:- Fold-back Current Limit- Thermal Shutdown
- Short-Circuit Protectio.
- Lead-free parts meet RoHS requirements.
- Halogen-free (IEC61249-2-21).

Applications

- Always-on Power Supplies.
- Gaming Controllers, Remote Controls, Toys, Drones.
- Digital Still and Video Cameras.
- Portable and Battery-powered Equipment.

Mechanical data

- Epoxy:UL94-V0 rated flame retardant.
- Case : SOT-23-5.
- Weight : Approximated 13mg.


Maximum ratings ($T_A = 25^\circ\text{C}$, unless otherwise specified) (Note 1)

Parameter	Symbol	Ratings	Unit
Input voltage (Note2)	V_{IN}	-0.3 ~ 24	V
Enable input voltage range (Note2)	V_{EN}, V_{BIAS}	-0.3 ~ 24	V
Output voltage (Note2)	V_{OUT}	-0.3V ~ 10	V
Reference Power dissipation (Note 5)	P_D	0.4	W
Electrostatic discharge	$V_{ESD-HBM}$	2	KV
Thermal resistance, junction to ambient (Note 5)	$R_{\theta JA}$	247.3	$^\circ\text{C/W}$
Thermal resistance, junction to case (Note 5)	$R_{\theta JC}$	64.9	$^\circ\text{C/W}$
Operating junction temperature range	T_J	-40 to +125	$^\circ\text{C}$
Storage temperature range	T_{STG}	-40 to +150	$^\circ\text{C}$
Soldering temperature and time (10s)	T_{Solder}	+260	$^\circ\text{C}$

Note:

- (1)Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions. Exposure to absolute maximum rated conditions for extended periods may affect device reliability.
- (2)All voltages are with respect to network ground terminal.
- (3)Refer to Thermal Information for details.
- (4)It is necessary to ensure that the operating junction temperature of the device does not exceed the rated value of the recommended operating conditions when using the device for design.
- (5)ESD testing is conducted in accordance with the relevant specifications formulated by the Joint Electronic Equipment Engineering Commission (JEDEC). The human body model (HBM) electrostatic discharge test is based on the JESD22-114D test standard, using a 100pF capacitor and discharging to each pin of the device through a resistance of 1.5k Ω . The electrostatic discharge test in mechanical model (MM) is based on the JESD22-115-A test standard and uses a 200pF capacitor to discharge directly to each pin of the device.

Package outline



Formosa MS

FMLDC1803A1V2AMH Thru FMLDC1803A5V0AMH

Electrical characteristics ($V_{IN} = V_{OUT} + 1V$, $C_{IN} = 1.0\mu F$, $C_{OUT} = 1.0\mu F$, $T_A = 25^\circ C$, unless otherwise specified)

Parameter	Symbol	Conditions	Min	Typ	Max	Unit
Input voltage	V_{IN}	$T_A = 25^\circ C$	2.5		5.5	V
DC Output voltage tolerance	$V_{OUT-TOL}$	$I_{OUT} = 1mA$, $T_J = 25$	-1		+1	%
Output Current (Note 7)	I_{OUT}		300			mA
Quiescent current	I_Q	$I_{OUT} = 0mA$		2.0	5.0	μA
Dropout voltage (Note 9)	V_{DO}	$I_{OUT} = 100mA$	$V_{OUT} < 1.8V$	350	700	mV
			$1.8V \leq V_{OUT} < 2.5V$	200	500	
			$3.0V \leq V_{OUT} < 3.6V$	160	270	
			$V_{OUT} \geq 5.0V$	110	270	
Line regulation (Note 10)	LNR	$V_{IN} = V_{OUT} + 1V$ to 18V, $I_{OUT} = 10mA$		0.01	0.3	%/V
Load regulation	ΔV_{Load}	$V_{IN} = V_{OUT} + 1V$, $I_{OUT} = 1$ to 100mA		10		mV
Temperature characteristics (Note 11)	TR	$I_{OUT} = 10mA$, $T_A = -40$ to $125^\circ C$		50		ppm/ $^\circ C$
Output current limit	I_{limit}	$V_{OUT} = 0.5 \times V_{OUT Normal}$, $V_{IN} = 5.0V$	350	500		mA
Short current	I_{Short}	OUT short to GND		75		mA
Standby current	I_{STBY}	EN = GND			0.2	μA
Ripple suppression ratio	PSRR	$I_{OUT} = 50mA$, $V_{IN} = (V_{OUT} + 1.5V)_{DC} + 1V_{PPAC}$	$f = 100Hz$	75		dB
			$f = 1KHz$	65		
			$f = 10KHz$	50		
			$f = 100KHz$	40		
Output noise voltage	V_{IN}	BW = 10 to 100kHz		$27 \times V_{OUT}$		μV_{RMS}
EN High	V_{ENH}	—	1.5		V_{IN}	V
EN Low	V_{ENL}	—			0.3	V
C_{OUT} auto-discharge resistance	$R_{discharge}$	$V_{IN} = 5.0V$, $V_{OUT} = 3.0V$, EN = GND		150		Ω
Thermal shutdown	T_{SD}	—		150		$^\circ C$
Thermal shutdown hysteresis	ΔT_{SD}	—		20		$^\circ C$

Note :

(5)ESD testing is conducted in accordance with the relevant specifications formulated by the Joint Electronic Equipment Engineering Commission (JEDEC). The human body model (HBM) electrostatic discharge test is based on the JESD22-114D test standard, using a 100pF capacitor and discharging to each pin of the device through a resistance of 1.5k Ω . The electrostatic discharge test in mechanical model (MM) is based on the JESD22-115-A test standard and uses a 200pF capacitor to discharge directly to each pin of the device.

(6) Thermal metric is measured in still air with $T_A = 25^\circ C$ and installed on a 1 in² FR-4 board covered with 2 ounces of copper.

(7)Typical numbers are at $25^\circ C$ and represent the most likely norm.

(8)Products with $\pm 1\%$ output tolerance can be customized.

(9)Test the difference of output voltage and input voltage when input voltage is decreased gradually till output voltage equals to 98% of $V_{OUT Normal}$.

FMLDC1803A1V2AMH Thru FMLDC1803A5V0AMH

Note :

(10) The line regulation is calculated by the following formula:

$$LNR = \frac{\Delta V_{OUT}}{V_{OUT} \times \Delta V_{IN}}$$

where, ΔV_{OUT} is the variation of the output voltage, ΔV_{IN} is the variation of the input voltage.


(11) The output voltage temperature characteristics (TR) is calculated by the following formula:

$$TR = \frac{\Delta V_{OUT}}{V_{OUT} \times \Delta T}$$


where, ΔV_{OUT} is the variation of the output voltage, ΔT is the variation of the ambient temperature.

Typical characteristics $(V_{EN} = V_{IN}, C_{IN} = 1.0\mu F, C_{OUT} = 1.0\mu F, T_A = 25^\circ C, \text{ unless otherwise specified})$


Line Regulation




Dropout Voltage



Quiescent Current









GND Pin Current



Formosa MS

FMLDC1803A1V2AMH Thru FMLDC1803A5V0AMH

Typical characteristics ($C_{IN} = 1.0\mu F$, $C_{OUT} = 1.0\mu F$, $T_A = 25^\circ C$, unless otherwise specified)



Formosa MS

FMLDC1803A1V2AMH Thru FMLDC1803A5V0AMH


Typical characteristics (Continued)

($C_{IN} = 1\mu F$, $C_{OUT} = 1\mu F$, $T_A = 25^\circ C$, unless otherwise specified)


Load transient

$V_{OUT} = 1.8V$, $V_{IN} = V_{EN} = V_{OUT} + 1V$, CH₂: V_{OUT} , CH₄: I_{OUT}


I_{OUT} : 0 ~ 100mA




I_{OUT} : 0 ~ 300mA





I_{OUT} : 10 ~ 150mA



I_{OUT} : 50 ~ 250mA



$V_{OUT} = 3.3V$, $V_{IN} = V_{EN} = V_{OUT} + 1V$, CH₂: V_{OUT} , CH₄: I_{OUT}




FMLDC1803A1V2AMH Thru FMLDC1803A5V0AMH


Typical characteristics (continued)

($C_{IN} = 1\mu F$, $C_{OUT} = 1\mu F$, $T_A = 25^\circ C$, unless otherwise specified)

$I_{OUT}: 10 \sim 150mA$




$I_{OUT}: 50 \sim 250mA$




$V_{OUT} = 5.0V$, $V_{IN} = V_{EN} = V_{OUT} + 1V$, CH2: V_{OUT} , CH4: I_{OUT}


$I_{OUT}: 0 \sim 100mA$




$I_{OUT}: 0 \sim 300mA$



$I_{OUT}: 10 \sim 150mA$



$I_{OUT}: 50 \sim 250mA$



Formosa MS





FMLDC1803A1V2AMH Thru FMLDC1803A5V0AMH

Typical characteristics (Continued)

($C_{IN} = 1\mu F$, $C_{OUT} = 1\mu F$, $T_A = 25^\circ C$, unless otherwise specified)

EN High & EN Low

$V_{IN} = V_{OUT} + 1V$, $V_{EN} = 0 \sim (V_{OUT} + 1)V$, $I_{OUT} = 0mA$, CH₂: V_{OUT} , CH₃: V_{EN}




FMLDC1803A1V2AMH Thru FMLDC1803A5V0AMH

Typical characteristics curve ($C_{IN} = 1\mu F$, $C_{OUT} = 1\mu F$, $T_A = 25^\circ C$, unless otherwise specified)


Power On

$V_{EN} = V_{IN}$, $V_{IN} = 0 \sim (V_{OUT} + 1)V$, $CH_1 : V_{IN}$, $CH_2 : V_{OUT}$


$V_{OUT} = 1.8V$, $I_{OUT} = 10mA$




$V_{OUT} = 1.8V$, $I_{OUT} = 50mA$




$V_{OUT} = 3.3V$, $I_{OUT} = 10mA$




$V_{OUT} = 3.3V$, $I_{OUT} = 50mA$



$V_{OUT} = 5.0V$, $I_{OUT} = 10mA$



$V_{OUT} = 5.0V$, $I_{OUT} = 50mA$




FMLDC1803A1V2AMH Thru FMLDC1803A5V0AMH

Detailed Description

1. Description

The FMLDC1803A series is a group of 18V, low-power consumption, low-dropout linear regulators (LDO). The FMLDC1803A series supports fixed voltage output from 1.2V to 5.0V, which enables it to use fewer external components to provide better accuracy. The FMLDC1803A series has low IQ performance and is internally integrated with current limiting, short-circuit protection and thermal shutdown protection, which makes it an ideal choice for battery power or line power applications.

2. Functional block diagram



The internal feedback resistors R_1 and R_2 form a voltage divider circuit to compare the V_{FB} input error amplifier with the reference voltage. The internal regulator tube (PMOS) will control its conduction degree through the grid voltage provided by the error amplifier output, which will make the output voltage V_{OUT} not affected by temperature changes or input voltage changes to a certain extent, thus maintaining the stability of the device output voltage.

3. Feature Description

Power Supply Input

When the input voltage is lower than the rated range of the data sheet, the device will lose the regulation function of stabilizing the output voltage, that is, it is unable to maintain the output voltage within the rated range. At this time, compared with normal operation, the quiescent current of the device may exceed the rated range, and the transient response performance may be seriously degraded. When the input voltage is higher than the rated range of the data sheet, the device may cause irreversible damage or failure due to exceeding the maximum rated range of electrical stress. For the rated input voltage of the device, see Recommended Operating Conditions and Dropout Voltage.

Output Current

When the circuit design is appropriate, the FMLDC1803A series can reach the maximum load capacity of at least 300mA. According to the power dissipation of the package and the effective connection thermal resistance with the environment, selecting the appropriate package for the circuit design can make the device emit more heat energy.

Built-in Current Limit & Short Circuit Protection

The CJ6330 series has an internal current limiting circuit, which can protect the device by limiting the load current value in case of instantaneous high load current. When the current limiting is triggered, the output voltage is not regulated. If the out pin of the regulator is short circuited, the internal current limiting circuit will be triggered, the output current of the device will maintain at a relatively small value to protect the device. The typical value of short current I_{Short} can be found in Electrical Characteristics. The current limiting state will continue until the load current drops to the normal range. When the load current of the device is large, the device will generate more heat due to the increase of power consumption, which may cause the device to turn off its output due to the internal thermal shutdown protection before the current limit is triggered. In order to ensure the normal operation of current limit, the inductance of input and load shall be minimized. Continuous operation under current limit is not recommended. The current limit mode of the CJ6330 series is fold-back current limit. Please refer to the Fold-back Current Limit for more details.

FMLDC1803A1V2AMH Thru FMLDC1803A5V0AMH

Detailed Description

3. Feature description (Continued)

Thermal Shutdown

The FMLDC1803A series has thermal shutdown protection mechanism. When the junction temperature (T_J) of the internal main channel MOSFET exceeds the thermal shutdown threshold temperature (T_{SD}), thermal shutdown will be triggered. At this time, the output will be turned off to prevent catastrophic damage to the chip due to accidental heating. When the T_J drops to a certain range of thermal shutdown threshold temperature (ΔT_{SD}), the thermal shutdown will be released and the device will return to the normal output. The temperature threshold of device triggering thermal shutdown (T_{SD}) and temperature range to be lowered to released from thermal shutdown (ΔT_{SD}) can be found in the Electrical Characteristics. To ensure reliable operation, please limit the junction temperature to the specified range of Recommended Operating Conditions in the data sheet. Applications that exceed the recommended temperature range may cause the device to exceed its operating specifications. Although the internal protection circuit of the device is designed to prevent overall thermal conditions, it is not intended to replace proper power dissipation. Running the device continuously until thermal shutdown or higher than the recommended operating T_J will reduce long-term reliability.

Dropout Voltage

Dropout voltage (V_{DO}) refers to the minimum voltage difference between input and output ($V_{IN} - V_{OUT}$) to make the device output voltage reach the rated range at rated current. When the dropout voltage condition required by the device is reached, the internal MOSFET will be fully turned on, at this time, the MOSFET is equivalent to a switch for regulation. The V_{DO} increases with the increase of load current. Since $V_{IN} - V_{OUT}$ must be no less than the V_{DO} , the V_{DO} indirectly specifies the minimum input voltage of devices under different load current conditions. If the $V_{IN} - V_{OUT}$ is less than the V_{DO} , the performance of the device may deteriorate (see Operation in Dropout Mode for details).

Enable Control

The enable pin of the device (EN) is active at high level. When the voltage of the EN is greater than the EN logic high voltage (V_{ENH}), the device will be enabled and maintain the normal output. When the voltage of the EN is lower than the EN logic low voltage (V_{ENL}), the internal circuit of the device will be disabled and the output will be turned off, the device will be in the standby mode until EN is turned to high level again. The V_{ENH} and V_{ENL} can be found in the Electrical Characteristics. Normal startup waveform and startup slope rate control can be ensured when the device starts from any low voltage lower than V_{ENL} , but the discharge time of output capacitor must be taken into account. EN can not be float, if EN is not required to control the output voltage independently, connect EN to IN.

Auto-discharge Function

The device with enable control has an auto-discharge circuit. When the enable control is turned off, the device will be disabled. An internally integrated pull-down MOSFET (see Functional Block Diagram) will connect a resistor ($R_{Discharge}$) to the ground to release the charge in the output capacitor, thus closing the entire device circuit. The value of $R_{Discharge}$ can be found in the Electrical Characteristics. The discharge time of the output capacitor after the device is disabled is determined by the output capacitance (C_{OUT}) and load resistance (R_L) in parallel with the $R_{Discharge}$. The time constant τ can be calculated by the following formula:

$$\tau = C \times R_{Discharge} \quad (R_L = 0)$$

$$\tau = C \times \left(\frac{R_L \times R_{Discharge}}{R_L + R_{Discharge}} \right) \quad (R_L \neq 0)$$

The output voltage after discharging through pull-down MOSFET can be calculated by the following formula:


$$V = V_{OUT} \times e^{-\frac{t}{\tau}}$$

$$t = \tau \times \ln\left(\frac{V}{V_{OUT}}\right)$$

Where, V is the output voltage after discharge, V_{OUT} is the output voltage, t is the discharge time, τ is the discharge time constant. Do not rely on the active discharge circuit to release a large amount of output capacitance after the input power supply crashes, because the reverse current can flow from the output to the input. This reverse current may damage the device. The limiting reverse current shall not exceed 5% of the rated current of the device.

Application and Implementation

1. Typical application circuits



2. Typical application circuits

Selection of Bypass Capacitances

For the FMLDC1803A series, it is recommended to use 1μF input (C_{IN}) and output (C_{OUT}) ceramic capacitors.

Type of Capacitors:

Since any leakage of the capacitor will increase the quiescent power consumption of the whole circuit, attention should be paid to selecting capacitors with low leakage. When designing the circuit of portable equipment including FMLDC1803A series, due to the shortage of tantalum capacitors, it is a good choice to use small size, low equivalent series resistance (ESR) and high RMS current capacity multilayer ceramic capacitors (MLCC) in the DC to DC voltage conversion. The designer must choose the appropriate capacitor type for circuit design: X7R- Ceramic capacitors of X5R- and COG- rated dielectric materials can provide relatively good capacitance stability within the temperature range, Y5V- type capacitors are not recommended because of large changes in capacitance values. However, no matter which type of ceramic capacitor is selected, the effective capacitance may vary with the operating voltage and temperature. The designer must consider the influence of the change of the effective value of capacitance according to the circuit design and application conditions.

Input Capacitors (C_{IN}):

It is recommended to use a 1μF capacitor at the input pin of the device, and the position of the input capacitor should be as close to the device input pin as possible. For the FMLDC1803A series, the input capacitor is not necessary to maintain the output stability, but it can offset the reactive input source and improve the transient response, input ripple and PSRR performance of the device. It should be noted that although many types of capacitors can be used for input bypass, using ceramic capacitors for input filtering may cause problems. Due to the self resonance and high Q characteristics of some types of ceramic capacitors, under certain starting conditions, applying voltage steps to ceramic capacitors may lead to large current surges (such as directly connecting the input pin of LDO to the power supply), which may cause some energy stored in the parasitic inductance of the power lead. When the stored energy is transferred from these inductors to ceramic capacitors, large voltage spikes may occur in the circuit. These voltage spikes are easily twice the step amplitude of the input voltage, and are likely to bring potential risks to the normal operation and reliability of the device. Therefore, the selection of ceramic capacitors as input capacitors must be careful. Adding 3Ω resistors and X5R- type ceramic capacitors will minimize voltage transients during startup. A higher value capacitor may be necessary if large, fast rise-time load or line transients are anticipated or if the device is located several inches from the input power source.

Output Capacitors (C_{OUT}):

Recommended 1μF output ceramic capacitor to keep the device output stable, and the capacitor position should be as close to the device pin as possible. For FMLDC1803A series, the device needs an output capacitor to achieve loop stability. As with any regulator, a larger output capacitance reduces the peaks during a load transient but slows down the response time of the device. The proper capacitor can help to obtain better dynamic performance.

Transient Response

Transient response refers to the change of system output from initial state to stable state under the action of typical signal input. For LDO, the designer should pay attention to the possible impact of linear transient response and load transient response on the system: linear transient response refers to the transient response of output to change when the input voltage changes, while load transient response refers to the transient response of output to change when the output current changes. The specific phenomenon is that the output voltage of the device will have a short spike, especially when the input voltage or output current changes greatly in a short time. This change is not only related to the performance of the chip itself, but also related to the change of output current, change rate and output capacitance:

Application and Implementation

2. Application Information (continued)

Transient Response (continued)

1. When the output current increases, the output voltage of the device will decrease to a certain extent, and the larger output current will provide a higher current discharge path for the output capacitor, which will affect the peak value generated by the transient spike and reduce the peak value;
2. The output current or input voltage changes relatively slowly, and the output change of the device is relatively small, affecting the spike caused by the change;
3. The use of large input and output capacitors can reduce the spike caused by transient response to a certain extent to improve the transient performance, but large output capacitors can also affect the response time of devices.

For the selection of bypass capacitance value, refer to the Section of Bypass Capacitances selection.

Operation in Dropout Mode

The FMLDC1803A series is internally integrated with a P-MOSFET to achieve low dropout voltage. The voltage difference between the input and the output ($V_{IN} - V_{OUT}$) of the device must not be lower than the corresponding dropout voltage (V_{DO}) to ensure that the output voltage tolerance is within the rated range of the data sheet. The dropout voltage will increase with the increase of load current. When the $V_{IN} - V_{OUT}$ is less than the V_{DO} , the P-MOSFET inside the device is in a linear state, the resistance from the input pin to the output pin is equal to the resistance from the drain to the source of the P-MOSFET, and the device functions like a resistor. When operating in this state, the response time of the error amplifier inside the device will be limited, which will seriously degrade the transient performance of the device, when the external circuit has a transient change, the deviation of the output voltage will become larger than the normal operating state. In addition, the PSRR and noise performance of the device will be worse than that under normal operating conditions.

Fold-back Current Limit

The FMLDC1803A series adopts the fold-back current limit. The following is some application information of the fold-back current limit.

Current Limit Type:

Current limit can impose certain restrictions on the current value provided by the device. Compared with the so called "brick-wall" current limiting mode, the significant difference of the fold-back current limit is that overload and short circuit are obviously different. Figure 1 and Figure 2 show the typical operating characteristics of these two current limiting mechanisms.

1. Operating characteristic curve R_1 represents the curve of linear resistance as load under normal working condition;
2. When the linear resistance as the load gradually decreases and causes the device to enter the overload state, the operating characteristic curve is shown in R_2 ;
3. When the linear resistance decreases to 0Ω , the device will enter the short-circuit state, and the operating characteristic curve is shown in R_3 .




Figure 1. Fold-back current limit




Figure 2. Brick-wall current limit

After entering the short circuit state, the short-circuit current of the "brick-wall" type current limiting mechanism is limited to I_{Limit} , and the reliability and stability of the voltage regulator may be affected due to the large amount of heat generated during the short circuit, while the I_{Short} of fold-back current limit in the short circuit state is far lower than I_{Limit} , which can reduce the heat energy generated due to power dissipation during the device short circuit. The fold-back current limit allows the device to limit the short circuit current to a small current value without losing the rated range of output current. This is very important if continuous short circuit faults need to be solved. The current limiting mechanism limits the maximum load current of the device, and the internal transmission transistor of the device will not move outside its safe operation area (SOA) during operation. See Recommended Continuous Operating Areas for details.

Application and Implementation

2. Application Information (continued)

Fold-back Current Limit (continued)

Usage and Precautions:

When using the voltage regulator with the fold-back current limit, it should be noted that the device cannot be started normally under certain loads because the short-circuit current of the fold-back current limit is obviously different from the maximum load current. As shown in the curves S1 and S2 in Figure 3, the nonlinear load S1 is distributed in the range of the load curve region where the device can work, because the current provided by the device is always greater than the requirements of the load under all voltage conditions, the device can start normally, and the output will reach the ideal operating point P1; The situation of nonlinear load S2 is different, during actual startup, when the voltage and current are gradually rising, the output of S2 will be limited at P2, because the device cannot provide more current under the voltage at P2, which will make the output stuck at the intersection and maintain at this level, and the device cannot reach the ideal operating point P3 for normal startup.




Figure 3. Nonlinear load example




Figure 4. Active load profile

In addition, many typical cases of actual loads have operating characteristics as shown in L_1 and L_2 curves in Figure 4. When the device starts from zero with L_1 and L_2 as loads, the load will behave as a linear resistance, and the load current will change to a constant value after reaching the inflection point voltage. Like nonlinear loads S_1 and S_2 , when L_1 is used as the load, the device can start normally and reach the ideal working point P_1' , while when L_2 is used as the load, the device cannot start normally, and the output will be stuck at P_2' and cannot reach the ideal working point P_3' . As an active load, the electronic load has the same operating characteristics as L_1 and L_2 . Some problems may occur when using the electronic load to test the voltage regulator with a fold-back current limit. See Test Current Limit for more details. For the load with specific operating characteristics as shown in S_2 and L_2 curves, it is necessary to use a fold back current limiting device with a higher I_{short} , or a voltage stabilizing device with a "brick-wall" type current limiting.

Test Current Limit

The FMLDC1803A series uses the fold-back current limit. When testing this kind of linear voltage regulator with the fold-back current limit, it should be noted that using the electronic load that is very common in the laboratory as the load of the voltage regulator may cause some problems:

1. When the constant current mode (CC) is used for testing, when the load current is higher than the short circuit current (I_{short}), the device may not be able to start normally from 0V, because the CC mode of the electronic load has similar operating characteristics as the L_2 curve described in the fold-back current limit. Moreover, in the CC mode, the internal circuit of the electronic load will try to pull down the output voltage below the ground. A feasible method is to start the device with no load first, and then switch to the required steady state current. A constant resistance (CR) load mode using an electronic load may help, but this may lead to the following other problems.

2. When using the CC mode of the electronic load to test the current limiting behavior, the negative feedback loop with constant internal control current of the electronic load will conflict with the current limiting loop of the device and may cause faults. When the CR mode is used for testing, the complex control loop inside the electronic load that keeps the load resistance constant will interact with the regulator and may oscillate at the output.

Application and Implementation

2. Application Information (continued)

Test Current Limit (continued)

The above are some problems that may occur when using electronic load to test the voltage regulator. Using actual resistance as the load is a good solution. When testing the I_{Limit} , the variable resistor can be used as the load. First, set the resistance value of the variable resistor to be large enough so that the output current of the device under test at this time is significantly less than the current at full load, then gradually reduce the load resistance until the output voltage exceeds the specified range, and the load current at this time is the maximum load current. The specified range of output voltage depends on the range that the user thinks can be accepted and the current regulation rate of the voltage regulator. When some voltage regulators are in the fold-back current limit state, the output voltage drops rapidly. For these devices, the load current before the output voltage drops should be considered as the maximum load current. The measurement of short circuit current can be realized by shorting the output or connecting the load resistance of 0Ω .

Compared with the electronic load, the variable resistor may not be so convenient, but the use of variable resistor for current limiting measurement is the only way to ensure that there is no bad interaction between the load and the voltage regulator. If it is necessary to measure the starting characteristics of the device, a variable resistor must be used.

Recommended Continuous Operating Areas

As an LDO, the working area of FMLDC1803A series is limited by dropout voltage, output current, junction temperature and input voltage under continuous working condition. The recommended areas for continuous operation are shown in Figure 9-5:

A. The LDO input and output voltage difference $V_{IN} - V_{OUT}$ must meet the dropout voltage V_{DO} conditions. See Dropout Voltage for more details.

B. Rated output current range I_{rated} .

C. The actual junction temperature T_J of LDO shall not exceed the rated junction temperature. The product of voltage difference and current at both ends of LDO is power consumption, which determines the actual working junction temperature of LDO, so the curve is not linear.

In addition, the working area of FMLDC1803A series is limited by the rated $V_{IN MIN}$ and $V_{IN MAX}$.




Figure 5. Region Description for Continuous Operation

3. Power Supply Recommendation

The FMLDC1803A series is designed to operate within the input power supply voltage range of 2.5V to 18V. The input power supply should be well adjusted and have low noise. If the input power supply has high noise, it is recommended to use an additional bypass capacitor at the input to improve the output noise performance of the device. It is recommended to use an input capacitor of $1\mu F$ or higher to reduce the impedance of the input power supply, especially during transients.

4. Layout Guidelines



When designing the circuit including FMLDC1803A series, the following matters should be noted :

- Place the input and output capacitors as close to the pins of the device as possible.
- The device is connected by copper plane and the heat sink (or back pad) of the device is fully welded with PCB to obtain better heat dissipation performance and lower on resistance.
- Heat sink holes are placed around the device to help the circuit dissipate more heat energy. However, attention should be paid to the position of the heat sink holes to prevent the solder (or solder paste) on the IC pad from being absorbed by the heat sink holes and being damaged during welding.

Formosa MS

FMLDC1803A1V2AMH Thru FMLDC1803A5V0AMH


Pinning information

Pin	Simplified outline	Symbol
Pin 1 IN		
Pin 2 GND		
Pin 3 EN		
Pin 4 NC		
Pin 5 OUT		

Order able information

Part No.	Output voltage (V)
FMLDC1803A1V2AMH	1.2
FMLDC1803A1V8AMH	1.8
FMLDC1803A2V5AMH	2.5
FMLDC1803A2V8AMH	2.8
FMLDC1803A3V0AMH	3.0
FMLDC1803A3V3AMH	3.3
FMLDC1803A3V6AMH	3.6
FMLDC1803A5V0AMH	5.0

Marking



Serial code for CJ6214 series.

Representative output voltage.


B: Fixed output 1.2V F: Fixed output 2.8V
D: Fixed output 1.8V G: Fixed output 3.0V
E: Fixed output 2.5V H: Fixed output 3.3V

(Other products are customized)

Code, indicates weekly record information of production.

Code, special pin arrangement sequence.
(blank): Normal

Suggested solder pad layout




Note :

1. Controlling dimension : In millimeters.
2. General tolerance : $\pm 0.05\text{mm}$.
3. The pad layout is for reference purposes only.

Formosa MS

FMLDC1803A1V2AMH Thru FMLDC1803A5V0AMH

Packing information



Unit : mm

Item	Symbol	Tolerance	SOT-23-5
Carrier width	A	±0.1	3.17
Carrier length	B	±0.1	3.23
Carrier depth	C	±0.1	1.37
Sprocket hole	d	±0.1	1.55
7" Reel outside diameter	D	±1.0	180.0
7" Reel inner diameter	D1	±0.5	60.0
Feed hole diameter	D2	±0.3	13.0
Sprocket hole position	E	±0.1	1.75
Punch hole position	F	±0.1	3.50
Punch hole pitch	P	±0.1	4.00
Sprocket hole pitch	P0	±0.1	4.00
Embossment center	P1	±0.1	2.00
Over all tape thickness	T	±0.1	0.20
Tape width	W	±0.2	8.00
Reel width	W1	±0.2	9.50


Note : Devices are packed in accordance with EIA standard RS-481-A and specifications listed above.

Reel packing

Package	Units (pcs)			Dimension (Unit : mm ³)		
	Reel	Inner Box	Outer Box	Reel DIA,	Inner Box	Outer Box
SOT-23-5	3,000	30,000	120,000	178 (7")	210 x 205 x 205	445 x 230 x 435

Suggested thermal profiles for soldering processes

- Storage environment : Temperature = 5°C ~ 40°C, Humidity = 55%, ±25%.
- Reflow soldering of surface - Mount devices.



3. Reflow soldering

Profile feature	Soldering condition
Average ramp-up rate (T_L to T_P)	< 3 °C/sec
Preheat - Temperature Min (T_{smin}) - Temperature Max (T_{smax}) - Time (Min to Max) (t_s)	150°C 200°C 60 ~ 120 sec
T_{smax} to T_L - Ramp-up rate	< 3 °C / sec
Time maintained above : - Temperature (T_L) - Time (T_L)	217°C 60 ~ 260 sec
Peak temperature (T_P)	255 °C -0 / +5°C
Time with 5°C of actual peak temperature (T_P)	10 ~ 30 sec
Ramp-down rate	< 6°C / sec
Time 25°C to peak temperature	< 6 minutes