

L702BT143

List

List.....	1
Package outline.....	2
Features.....	2
Mechanical data.....	2
Application.....	2
Maximum ratings	2
Electrical characteristics.....	2
Ratings and characteristics curves.....	3
Pinning information.....	4
Marking.....	4
Suggested solder pad layout.....	4
Packing information.....	5
Suggested thermal profiles for soldering processes.....	6

L702BT143

Low Capacitance ESD Protection Diodes Array

Features

- Transient protection for high speed data lines to
 - IEC 61000-4-2 (ESD) immunity test Air discharge: $\pm 15\text{kV}$, Contact discharge: $\pm 8\text{kV}$.
 - IEC61000-4-4 (EFT) 40A (5/50ns).
 - IEC61000-4-5 (Lightning)1kV, 21A (8/20 μs).
- Array of surge rated, low capacitance diodes.
- Protects two I/O lines.
- Low capacitance (1.5pF typical) for high-speed interfaces.
- Low clamping voltage.
- Suffix "-H" for Halogen-free part, ex. L702BT143-H.


Applications

- ADSL Lines.
- I²C BUS Protection.
- Video Line Protection.
- T1/E1 secondary IC Side Protection.
- WAN/LAN Equipment.

Mechanical data

- Epoxy : UL94-V0 rated flame retardant.
- Case : Molded plastic, SOT-143.
- Lead Finish : Lead free.
- Mounting Position : Any.
- Weight : Approximated 0.010 gram.

Package outline



Absolute maximum ratings (At $T_A=25^\circ\text{C}$, RH=45% ~ 75%, unless otherwise noted)


Parameter	Symbol	Ratings	Unit
Peak pulse current ($t_p=8/20\mu\text{s}$)	I_{PP}	21	A
ESD per IEC 61000-4-2 (Air discharge)	ESD	± 15	KV
ESD per IEC 61000-4-2 (Contact discharge)		± 8	KV
Operating junction temperature range	T_J	-55 ~ 125	$^\circ\text{C}$
Storage temperature range	T_{STG}	-55 ~ 150	$^\circ\text{C}$

Electrical characteristics (At $T_A=25^\circ\text{C}$, unless otherwise noted)


Parameter	Symbol	Test condition	Min.	Typ.	Max.	Unit
Reverse working voltage	V_{RWM}				70	V
Punch-through voltage	V_{BR}	$I_T=50\mu\text{A}$	85			V
Reverse leakage current	I_R	$V_{RWM}=70\text{V}$			0.5	μA
Clamping voltage-1	V_{c1}	$I_{PP}=1\text{A}$, $t_p=8/20\mu\text{s}$			3.0	V
Clamping voltage-2	V_{c2}	$I_{PP}=10\text{A}$, $t_p=8/20\mu\text{s}$			9.0	V
Clamping voltage-3	V_{c3}	$I_{PP}=10\text{A}$, $t_p=8/20\mu\text{s}$			16.0	V
Junction capacitance	C_{j1}	$V_R=0\text{V}$, $f=1\text{MHz}$ (Between I/O pins and ground)		1.5		pF
Junction capacitance	C_{j2}	$V_R=0\text{V}$, $f=1\text{MHz}$ (Between I/O pins)		1.0		pF

L702BT143


Rating and characteristic curves



Peak Pulse Power vs. Pulse Time






Power Derating Curve




8 X 20 μ s Pulse Waveform

L702BT143


Pinning information

Pin Configuration	Simplified outline	Circuit Diagram
		

Marking

Type number	Marking code
L702BT143	


Suggested solder pad layout



Note:
1. Controlling dimension: in millimeters.
2. General tolerance: 0.05mm.
3. The pad layout is for reference purposes only.

L702BT143

Packing information



unit:mm

Item	Symbol	Tolerance	SOT-143
Carrier width	A	0.1	3.19
Carrier length	B	0.1	2.80
Carrier depth	C	0.1	1.31
Sprocket hole	d	0.1	1.50
7" Reel outside diameter	D	2.0	178.00
7" Reel inner diameter	D ₁	min	54.40
Feed hole diameter	D ₂	0.2	13.00
Sprocket hole position	E	0.1	1.75
Punch hole position	F	0.1	3.50
Punch hole pitch	P	0.1	4.00
Sprocket hole pitch	P ₀	0.1	4.00
Embossment center	P ₁	0.1	2.00
Overall tape thickness	T	0.1	0.22
Tape width	W	0.3	8.00
Reel width	W ₁	1.0	9.50

Note: Devices are packed in accordance with EIA standard RS-481-A and specifications listed above.


L702BT143

Reel packing

PACKAGE	REEL SIZE	REEL (pcs)	COMPONENT SPACING (m/m)	BOX (pcs)	INNER BOX (m/m)	REEL DIA, (m/m)	CARTON SIZE (m/m)	CARTON (pcs)
SOT-143	7"	3,000	4.0	30,000	183*123*183	178	382*257*387	240,000

Suggested thermal profiles for soldering processes

- 1.Storage environment: Temperature=5°C~40°C Humidity=55%±25%
- 2.Reflow soldering of surface-mount devices



3.Reflow soldering

Profile Feature	Soldering Condition
Average ramp-up rate(T_L to T_P)	$<3^{\circ}\text{C}/\text{sec}$
Preheat -Temperature Min(T_{smin}) -Temperature Max(T_{smax}) -Time(min to max)(t_s)	150°C 200°C 60~120sec
T_{smax} to T_L -Ramp-upRate	$<3^{\circ}\text{C}/\text{sec}$
Time maintained above: -Temperature(T_L) -Time(t_L)	217°C 60~260sec
Peak Temperature(T_P)	255°C-0/+5°C
Time within 5°C of actual Peak Temperature(t_P)	10~30sec
Ramp-down Rate	$<6^{\circ}\text{C}/\text{sec}$
Time 25°C to Peak Temperature	$<6\text{minutes}$