

L2V54BT3020

List

List.....	1
Package outline.....	2
Features.....	2
Applications.....	2
Mechanical data.....	2
Maximum ratings.....	2
Electrical parameters.....	2
Electrical characteristics.....	3
Rating and characteristic curves.....	3~4
Pinning information.....	4
Marking.....	5
Suggested solder pad layout.....	5
Suggested thermal profiles for soldering processes.....	6

L2V54BT3020

Two Line Pairs TVS Diode For ESD Protection : 2.5V

Features

- Array of surge rated diode with internal TVS diode.
- Provides protection for two differential data pairs (4 channels).
- Provide transient protection :
IEC 61000-4-2 (ESD) $\pm 30\text{kV}$ (Contact), $\pm 30\text{kV}$ (Air).
IEC 61000-4-4 (EFT) 40A (5/50ns).
IEC 61000-4-5 (Lightning) 40A (8/20us).
- Solid-state silicon-avalanche technology.
- Lead-free parts meet RoHS requirements.
- Suffix "-H" indicates Halogen-free parts, ex.L2V54BT3020-H.


Applications

- 10/100/1000 Ethernet
- Digital visual interface (DVI)
- Analog video

Mechanical data

- Epoxy: UL94V-0 rated flame retardant.
- Case: Molded plastic, T3020P10.
- Packaging : Tape and reel per EIA 481.

Package outline




Maximum ratings (at $T_A=25^\circ\text{C}$ unless otherwise noted)

Parameter	Symbol	Value	Unit
Peak pulse power ($t_p=8/20\mu\text{s}$)	P_{PP}	860	W
Peak pulse current ($t_p=8/20\mu\text{s}$)	I_{PP}	40	A
Operating Temperature	T_J	+125	$^\circ\text{C}$
Storage temperature	T_{STG}	-55 to +150	$^\circ\text{C}$

Electrical parameters

Symbol	Parameter
I_{PP}	Reverse Peak Pulse Current
V_C	Clamping Voltage @ I_{PP}
V_{RWM}	Reverse Stand-Off Voltage
I_R	Reverse Leakage Current @ V_{RWM}
V_{PT}	Punch-through Breakdown Voltage @ I_T
V_{SB}	Snap-Back Voltage @ I_{SB}
I_{SB}	Snap-Back Current
I_{PT}	Test Current
V_{PTF}	Forward Punch-through Breakdown Voltage @ I_F
I_{PTF}	Forward Test Current



L2V54BT3020

Electrical characteristics (At $T_A=25^\circ\text{C}$ unless otherwise noted)

Parameter	Conditions	Symbol	Min.	Typ.	Max.	Unit
Reverse stand-off voltage		V_{RWM}			2.5	V
Reverse breakdown voltage	$I_{PT} = 2\mu\text{A}$	V_{PT}	3			V
Snap-back voltage	$I_{SB} = 50\text{mA}$	V_{SB}	2.7			V
Reverse leakage current	$V_{RWM} = 2.5\text{V}$, $T=25^\circ\text{C}$	I_R			0.5	μA
Clamping voltage	$I_{PP} = 25\text{A}$, $t_p = 8/20\mu\text{s}$, Any I/O pin to ground	V_C			11.5	V
Clamping voltage ¹	$I_{PP} = 40\text{A}$, $t_p = 8/20\mu\text{s}$, Line to line, two I/O pins connected together on each line	V_C			21.5	V
ESD clamping voltage ²	$I_{PP} = 4\text{A}$, $t_p = 0.2/100\text{ns}$	V_C		6.5		V
ESD calmping voltage ²	$I_{PP} = 16\text{A}$, $t_p = 0.2/100\text{ns}$	V_C		8.9		V
Dynamic resistance ^{2,3}	$TLP = 0.2/100\text{ns}$	R_{DYN}		0.2		Ω
Junction capacitance	$V_R = 0\text{V}$, $f = 1\text{MHz}$, I/O pin to GND	C_J		3.6	5	pF
	$V_R = 0\text{V}$, $f = 1\text{MHz}$, Between I/O pins			1.5	2.5	

Notes : 1. Ratings with 2 pins connected together per the recommended configuration (ie pin1 connected to pin 10, pin2 connected to pin9, pin4connected to pin 7, and pin 5 connected to pin 6).

2. TLP Setting : $t_p = 100\text{ns}$, $t_f = 0.2\text{ns}$, I_{TLP} and V_{TLP} sample window : $t_1 = 70\text{ns}$ to $t_2 = 900\text{ns}$.

3. Dynamic resistance calculated from $I_{PP} = 4\text{A}$ to $I_{PP} = 16\text{A}$ using "Best Fit".

Rating and characteristic curves

Figure 1: Peak Pulse Power vs. Pulse Time





Figure 2: Power Derating Curve



L2V54BT3020

Rating and characteristic curves

Figure 3: Clamping Voltage vs. Peak Pulse Current




Figure 4: Normalized Junction Capacitance vs. Reverse Voltage (I/O to GND)




Figure 5: 8/20μs Pulse Waveform





Figure 6: TLP I-V Curve



Pinning information


Simplified outline	Symbol
Top View	Center tabs and Pins 3,8

L2V54BT3020

Marking

Type number	Marking code
L2V54BT3020	220425 YYWW YYWW=Date Code

Suggested solder pad layout



Suggested thermal profiles for soldering processes

-

Profile Feature	Soldering Condition
Average ramp-up rate(T_L to T_P)	$<3^{\circ}\text{C}/\text{sec}$
Preheat -Temperature Min(T_{min}) -Temperature Max(T_{max}) -Time(min to max)(t_s)	150°C 200°C $60\sim 120\text{sec}$
T_{max} to T_L -Ramp-upRate	$<3^{\circ}\text{C}/\text{sec}$
Time maintained above: -Temperature(T_L) -Time(t_L)	217°C $60\sim 260\text{sec}$
Peak Temperature(T_P)	$255^{\circ}\text{C}-0/+5^{\circ}\text{C}$
Time within 5°C of actual Peak Temperature(t_P)	$10\sim 30\text{sec}$
Ramp-down Rate	$<6^{\circ}\text{C}/\text{sec}$
Time 25°C to Peak Temperature	$<6\text{minutes}$