

FMOS1012K

List

List..... 1

Package outline..... 2

Features..... 2

Mechanical data..... 2

Maximum ratings 2

Electrical characteristics..... 3

Rating and characteristic curves..... 4~6

Pinning information..... 7

Marking..... 7

Suggested solder pad layout..... 7

Packing information..... 8

Reel packing..... 9

Suggested thermal profiles for soldering processes..... 9

FMOS1012K

20V N-Channel Enhancement Mode MOSFET- ESD Protection

Features

- Power MOSFET:1.8-V Rated
- Gate-Source ESD Protected:2000V
- High-Side Switching
- Low On-Resistance: 0.7Ω
- Low Threshold:0.8V(typ)
- Fast Switching Speed:10 ns
- Suffix "-H" indicates Halogen-free part, ex.FMOS1012K-H.

Mechanical data

- Epoxy:UL94-V0 rated flame retardant
- Case : Molded plastic, SOT-23
- Terminals : Solder plated, solderable per MIL-STD-750, Method 2026
- Mounting Position : Any
- Weight : Approximated 0.008 gram


Benefits

- Ease in Driving Switches
- Low Offset (Error) Voltage
- Low-Voltage Operation
- High-Speed Circuits
- Low Battery Voltage Operation

Applications

- Drivers: Relays, Solenoids, Lamps, Hammers, Displays, Memories
- Battery Operated Systems
- Power Supply Converter Circuits
- Load/Power Switching Cell Phones, Pagers

Package outline



Maximum ratings (AT T_A=25°C unless otherwise noted)

Parameter	Symbol	5 secs	Steady State	Unit
Drain-Source Voltage	V _{DS}	20		V
Gate-Source Voltage	V _{GS}	±6		
Continuous Drain Current* ^b	T _A = 25°C	600	500	mA
	T _A = 85°C	400	350	
Pulsed Drain Current* ^a	I _{DM}	1000		
Continuous Source Current (diode conduction)* ^b	I _S	275	250	
Maximum Power Dissipation	P _D	225		mW
Operating Junction and Storage Temperature Range	T _J , T _{stg}	-55 to +150		°C
Gate-Source ESD Rating (HBM, Method 3015)	ESD	2000		V

Notes

- Pulse width limited by maximum junction temperature.
- Surface Mounted on FR4 Board.

FMOS1012K

Electrical characteristics (At $T_A=25^\circ\text{C}$ unless otherwise noted)







Parameter	Symbol	Test Condition	Min	Typ	Max	Unit
Static						
Gate Threshold Voltage	$V_{GS(th)}$	$V_{DS} = V_{GS}, I_D = 250\mu\text{A}$	0.45		0.9	V
Gate-Body Leakage	I_{GSS}	$V_{DS} = 0\text{ V}, V_{GS} = \pm 4.5\text{ V}$		± 0.5	± 1.0	μA
Zero Gate Voltage Drain Current	I_{DSS}	$V_{DS} = 20\text{ V}, V_{GS} = 0\text{ V}$		0.3	100	nA
		$V_{DS} = 20\text{ V}, V_{GS} = 0\text{ V}, T_J = 85^\circ\text{C}$			5	μA
On-State Drain Current ^a	$I_{D(on)}$	$V_{DS} = 5\text{ V}, V_{GS} = 4.5\text{ V}$	700			mA
Drain-Source On-State Resistance ^a	$R_{DS(on)}$	$V_{GS} = 4.5\text{ V}, I_D = 600\text{ mA}$		0.41	0.70	Ω
		$V_{GS} = 2.5\text{ V}, I_D = 500\text{ mA}$		0.53	0.85	
		$V_{GS} = 1.8\text{ V}, I_D = 350\text{ mA}$		0.70	1.25	
Forward Transconductance ^a	g_{fs}	$V_{DS} = 10\text{ V}, I_D = 400\text{ mA}$		1.0		S
Diode Forward Voltage ^a	V_{SD}	$I_S = 150\text{ mA}, V_{GS} = 0\text{ V}$		0.8	1.2	V
Dynamic^b						
Total Gate Charge	Q_g	$V_{DS} = 10\text{ V}, V_{GS} = 4.5\text{ V}, I_D = 250\text{ mA}$		750		pC
Gate-Source Charge	Q_{gs}			75		
Gate-Drain Charge	Q_{gd}			225		
Turn-On Delay Time	$t_{d(on)}$	$V_{DD} = 10\text{ V}, R_L = 47\Omega$ $I_D = 200\text{ mA}, V_{GEN} = 4.5\text{ V}, R_G = 10\Omega$		5		ns
Rise Time	t_r			5		
Turn-Off Delay Time	$t_{d(off)}$			25		
Fall Time	t_f			11		

Notes:






a. Pulse test: pulse width $\leq 300\mu\text{s}$, duty cycle $\leq 2\%$

b. Guaranteed by design, not subject to production testing.


Rating and characteristic curves (FMOS1012K)



Rating and characteristic curves (FMOS1012K)





Rating and characteristic curves (FMOS1012K)



FMOS1012K


Pinning information

Pin	Simplified outline	Symbol
PinD Drain PinG Gate PinS Source		

Marking

Type number	Marking code
FMOS1012K	A2


Suggested solder pad layout



Dimensions in inches and (millimeters)

FMOS1012K

Packing information



unit:mm

Item	Symbol	Tolerance	SOT-23
Carrier width	A	0.1	3.15
Carrier length	B	0.1	2.77
Carrier depth	C	0.1	1.22
Sprocket hole	d	0.1	1.50
13" Reel outside diameter	D	2.0	-
13" Reel inner diameter	D1	min	-
7" Reel outside diameter	D	2.0	178.00
7" Reel inner diameter	D1	min	55.00
Feed hole diameter	D2	0.5	13.00
Sprocket hole position	E	0.1	1.75
Punch hole position	F	0.1	3.50
Punch hole pitch	P	0.1	4.00
Sprocket hole pitch	P0	0.1	4.00
Embossment center	P1	0.1	2.00
Overall tape thickness	T	0.1	0.23
Tape width	W	0.3	8.00
Reel width	W1	1.0	12.0

Note: Devices are packed in accordance with EIA standard RS-481-A and specifications listed above.


FMOS1012K

Reel packing

PACKAGE	REEL SIZE	REEL (pcs)	COMPONENT SPACING (m/m)	BOX (pcs)	INNER BOX (m/m)	REEL DIA, (m/m)	CARTON SIZE (m/m)	CARTON (pcs)	APPROX. GROSS WEIGHT (kg)
SOT-23	7"	3,000	4.0	30,000	183*123*183	178	382*257*387	240,000	11.6

Suggested thermal profiles for soldering processes

- 1.Storage environment: Temperature=5°C~40°C Humidity=55%±25%
- 2.Reflow soldering of surface-mount devices



3.Reflow soldering

Profile Feature	Soldering Condition
Average ramp-up rate(TL to TP)	<3°C/sec
Preheat -Temperature Min(Tsmin) -Temperature Max(Tsmax) -Time(min to max)(ts)	150°C 200°C 60~120sec
Tsmax to TL -Ramp-upRate	<3°C/sec
Time maintained above: -Temperature(TL) -Time(tL)	217°C 60~260sec
Peak Temperature(TP)	255°C-0/+5°C
Time within 5°C of actual Peak Temperature(tp)	10~30sec
Ramp-down Rate	<6°C/sec
Time 25°C to Peak Temperature	<6minutes