

# 2N7002DW

## List

List..... 1

Package outline..... 2

Features..... 2

Mechanical data..... 2

Maximum ratings ..... 2

Electrical characteristics..... 3

Rating and characteristic curves..... 4~5

Pinning information..... 6

Marking..... 6

Suggested solder pad layout..... 6

Packing information..... 7

Reel packing..... 8

Suggested thermal profiles for soldering processes..... 8

High reliability test capabilities..... 9

# 2N7002DW

## 60V Dual N-Channel Enhancement Mode MOSFET


### Features

- $R_{DS(ON)}$ ,  $V_{GS}@10V$ ,  $I_{DS}@500mA=3.5\Omega$ (typ.)
- $R_{DS(ON)}$ ,  $V_{GS}@4.5V$ ,  $I_{DS}@300mA=4.0\Omega$ (typ.)
- Advanced trench process technology
- High density cell design for ultra low on-resistance
- Specially designed for battery operated system, solid-state relays drivers, relays, displays, lamps, solenoids, memories, etc
- In compliance with EU RoHS 2011/65/EU directives
- Suffix "-H" indicates Halogen-free part, ex. 2N7002DW-H

### Mechanical data

- Epoxy:UL94-V0 rated flame retardant
- Case : Molded plastic, SOT-363
- Terminals : Solder plated, solderable per MIL-STD-750, Method 2026
- Polarity : See Diagram
- Mounting Position : Any
- Weight : Approximated 0.006 gram

### Package outline



### Maximum ratings (AT $T_A=25^\circ C$ unless otherwise noted)



Parameter	Symbol	MIN.	TYP.	MAX.	Unit
Drain-source voltage	$V_{DSS}$			60	V
Drain to current-continue	$I_D$			$\pm 300$	mA
-pulsed	$I_{DM}$			$\pm 1000$	
Gate to source voltage-continue	$V_{GS}$			$\pm 20$	V
-non-repetitive ( $t_p < 50\mu s$ )	$V_{GSS}$			$\pm 40$	
Total power dissipation (Derate above $25^\circ C$ )	$P_D$			350	mW
Junction to ambient thermal resistance	$R_{\theta JA}$			375	$^\circ C/W$
Operation junction temperature range	$T_J$	-55		+150	$^\circ C$
Storage temperature range	$T_{STG}$	-55		+150	$^\circ C$

## 2N7002DW

**Electrical characteristics** (At  $T_A=25^\circ\text{C}$  unless otherwise noted)

Parameter	Conditions	Symbol	MIN.	TYP.	MAX.	Unit
<b>OFF CHARACTERISTICS</b>						
Drain-source breakdown voltage	$V_{GS} = 0V, I_D = 10\mu A$	$BV_{DSS}$	60			V
Zero gate voltage drain current	$V_{DS} = 60V, V_{GS} = 0V$ $V_{DS} = 60V, V_{GS} = 0V, T_J = 125^\circ\text{C}$	$I_{DSS}$			1.0 10	$\mu A$
Gate-body leakage current-forward	$V_{GS} = 20V, V_{DS} = 0$	$I_{GSSF}$			100	nA
Gate-body leakage current-reverse	$V_{GS} = -20V, V_{DS} = 0$	$I_{GSSR}$			-100	nA
<b>ON CHARACTERISTICS (Note 1)</b>						
Gate threshold voltage	$V_{DS} = V_{GS}, I_D = 250\mu A$	$V_{GS(th)}$	1.0	1.7	2.5	V
Static drain-source on-resistance	$V_{GS} = 10V, I_D = 0.5A$ $V_{GS} = 4.5V, I_D = 300mA$	$R_{DS(ON)}$		3.5 4.0	5.0 6.0	$\Omega$
Source-drain current		$I_{SD}$			0.35	A
Source-drain current (pulse), Note 2		$I_{SDM}$			1.40	A
Forward transconductance, Note 1	$V_{DS} = 10V, I_D = 500mA^*$	$g_{fs}$		0.6		sec
Diodes forward voltage, Note 1	$V_{DS} = 0V, I_S = 0.12mA^*$			0.85	1.50	V
<b>DYNAMIC CHARACTERISTICS</b>						
Input capacitance	$V_{DS} = 25V, V_{GS} = 0V,$ $f = 1.0MHz$	$C_{iss}$		43		pF
Output capacitance		$C_{oss}$		20		
Reverse transfer capacitance		$C_{rss}$		6		
Total gate charge	$V_{DS} = 30V, I_D = 1.0A$ $V_{GS} = 5.0V$	$Q_g$		1.4	2.0	nC
Gate-source charge		$Q_{gs}$		0.8		
Gate-drain charge		$Q_{gd}$		0.5		
Turn-on delay time	$V_{DD} = 30V, R_G = 4.7\Omega$ $I_D = 500mA, V_{GS} = 4.5V$	$t_{d(on)}$		6		ns
Turn-on delay time		$t_r$		5		
		$t_{d(off)}$		15		
Turn-off delay time		$t_r$		6		

Notes 1: Pulse duration = 300 $\mu s$ , duty cycle 1.5%  
2: Pulse width limited by safe operating area.

**Switching Test Circuit****Gate Charge Test Circuit**

## Rating and characteristic curves (2N7002DW)

FIG.1 TYPICAL FORWARD CHARACTERISTIC




FIG.2 TRANSFER CHARACTERISTIC




FIG.3 ON RESISTANCE VS DRAIN CURRENT




FIG.4 ON RESISTANCE VS GATE TO SOURCE VOLTAGE





FIG.5 ON RESISTANCE VS JUNCTION TEMPERATURE



## Rating and characteristic curves (2N7002DW)

FIG.6 GATE CHARGE WAVEFORM




FIG.7 GATE CHARGE




FIG.8 THRESHOLD VOLTAGE VS TEMPERATURE




FIG.9 BREAKDOWN VOLTAGE VS JUNCTION TEMPERATURE





FIG.10 SOURCE-DRAIN DIODE FORWARD VOLTAGE



# 2N7002DW

## Pinning information


Pin	Simplified outline	Symbol
Pin 1 Source1 Pin 2 Gate1 Pin 3 Drain2 Pin 4 Source2 Pin 5 Gate2 Pin 6 Drain1		

## Marking

Type number	Marking code
2N7002DW	702,E76

## Suggested solder pad layout


SOT-363



Dimensions in inches and (millimeters)

# 2N7002DW

## Packing information



unit:mm

Item	Symbol	Tolerance	SOT-363
Carrier width	A	0.1	2.25
Carrier length	B	0.1	2.55
Carrier depth	C	0.1	1.20
Sprocket hole	d	0.1	1.50
13" Reel outside diameter	D	2.0	-
13" Reel inner diameter	D <sub>1</sub>	min	-
7" Reel outside diameter	D	2.0	178.00
7" Reel inner diameter	D <sub>1</sub>	min	54.40
Feed hole diameter	D <sub>2</sub>	0.5	13.00
Sprocket hole position	E	0.1	1.75
Punch hole position	F	0.1	3.50
Punch hole pitch	P	0.1	4.00
Sprocket hole pitch	P <sub>0</sub>	0.1	4.00
Embossment center	P <sub>1</sub>	0.1	2.00
Overall tape thickness	T	0.1	0.23
Tape width	W	0.3	8.00
Reel width	W <sub>1</sub>	1.0	12.3

Note: Devices are packed in accordance with EIA standard RS-481-A and specifications listed above.


# 2N7002DW

## Reel packing

PACKAGE	REEL SIZE	REEL (pcs)	COMPONENT SPACING (m/m)	BOX (pcs)	INNER BOX (m/m)	REEL DIA, (m/m)	CARTON SIZE (m/m)	CARTON (pcs)	APPROX. GROSS WEIGHT (kg)
SOT-363	7"	3,000	4.0	30,000	183*123*183	178	382*257*387	240,000	9.50

## Suggested thermal profiles for soldering processes

- 1.Storage environment: Temperature=5°C~40°C Humidity=55%±25%
- 2.Reflow soldering of surface-mount devices



### 3.Reflow soldering

Profile Feature	Soldering Condition
Average ramp-up rate(T <sub>L</sub> to T <sub>P</sub> )	<3°C/sec
Preheat -Temperature Min(T <sub>min</sub> ) -Temperature Max(T <sub>max</sub> ) -Time(min to max)(t <sub>s</sub> )	150°C 200°C 60~120sec
T <sub>max</sub> to T <sub>L</sub> -Ramp-upRate	<3°C/sec
Time maintained above: -Temperature(T <sub>L</sub> ) -Time(t <sub>L</sub> )	217°C 60~260sec
Peak Temperature(T <sub>P</sub> )	255°C-0/+5°C
Time within 5°C of actual Peak Temperature(t <sub>P</sub> )	10~30sec
Ramp-down Rate	<6°C/sec
Time 25°C to Peak Temperature	<6minutes



**2N7002DW****High reliability test capabilities**

Item Test	Conditions	Reference
1. Solder Resistance	at $260\pm 5^{\circ}\text{C}$ for 10 sec.	MIL-STD-750D METHOD-2031
2. Solderability	at $245\pm 5^{\circ}\text{C}$ for 5 sec.	MIL-STD-202F METHOD-208
3. High Temperature Reverse Bias	$V_{DS}=0.8 \times BV_{DSS}$ , at $T_J=150^{\circ}\text{C}$ for 168 hrs.	MIL-STD-750D METHOD-1038
4. Pressure Cooker	$15P_{sig}$ at $T_A=121^{\circ}\text{C}$ 100%RH for 4 hrs.	JESD22-A102
5. Temperature Cycling	$-55^{\circ}\text{C}$ to $+125^{\circ}\text{C}$ dwelled for 30 min total 10 cycles.	MIL-STD-750D METHOD-1051
6. Humidity	at $T_A=85^{\circ}\text{C}$ , 85%RH for 1000 hrs.	MIL-STD-750D METHOD-1021
7. High Temperature Storage Life	at $T_A=175^{\circ}\text{C}$ for 1000 hrs.	MIL-STD-750D METHOD-1031